Consider a dram cell that uses an internal capacitor of 20 ff; it is charged to 3.3 v when storing a 'l'. in this problem, ignore body effect. (a real transistor like the access transistor here, or pass transistors in switch logic, can turn off before you want it to because of body (6-points) effect; this one stays on until the 20 ff capacitor is fully charged.) (a) when writing a t, how long does it take for the voltage on the capacitor to rise to 95% of its final value? assume that when it is on, the access transistor in the cell has an average resistance of 6 kq; assume that the inverter driving the bit line has an average pull-up resistance of 1 k2. ignore the resistance and capacitance of the bit line itself. (in a real memory, wire parasitics play a big (b) suppose that when reading, the bit line is first charged to 3.3 v. the bit line is a large piece of metal, and has a total capacitance of 500 ff. how far does the bit line drop in voltage if a '0' is read? (hint: in circuits, you learned that charge on capacitors in parallel redistributes until the voltage is equal; assume enough time is given for the bit line to drop as far as it ever (c) suppose that the leakage current from the cell, due to the reverse-biased diode and subthreshold mosfet currents, is no more than 2 pa. if a signal loss on the capacitor of 0.5 v can be tolerated, how often must the dram cell be refreshed to ensure that no data is lost?