Suppose an l1 cache has a hit time of 1 cycle and a miss penalty of 10 cycles. what is the average access time (in cycles) if your code has: a. 97% of the accesses are hits. in this case, the average access time is: b. 99% of the accesses are hits. in this case, the average access time is: i. 1.3 cycles ii. 0.97 cycles iii. 0.99 cycles iv. 1.1 cycles

a) 1.3 cycles

b) iv. 1.1 cycles.

Explanation:

a) h = 0.97

T = 1

m = 10

(1 - h = 0.03)

Tave = 0.97 + 0.03*10 = 1 - 27 = 1.3 cycles

b) Tave = 0.99 + 0.01*10

             = 1.09 cycles

Therefore, The answer is iv. 1.1 cycles.

explanation:

i don't understand really? can u provide more information

u should make a machine that can make ice cream fresh!

answer: jesus loves you

explanation: