Synchronizers minimize the delay problems of asynchronous logic by applying input clock pulses: a) to only the first and last stages of a circuit.
b) in no stages of the cicuit.
c) to each stage of the cicuit simultaneously.
d) to only the last stage of a circuit.