Computers and Technology, 05.05.2020 18:35 quay84

Assume that a pipelined MIPS processor is running the following program: sub $6, $5, $7 and $16, $6, $9 or $17, $10, $6 add $18, $6, $6 sw $19, 30($6) 2.A.) (10 POINTS) What pipeline hazard(s) will be caused by this code? List all hazard(s) and explain. Please show your work by drawing a diagram and explain in detail. 2.B.) (30 POINTS – 10 POINTS each) Solve the pipeline hazard(s) you addressed in 2A by employing each of the following. For each solution please show your work by drawing a diagram and explain in detail. 2.B.1.) (10 POINTS) inserting nop statement(s) only 2.B.2.) (10 POINTS) data forwarding only 2.B.3.) (10 POINTS) data stalling only 2.C.) (10 POINTS) Consider the "set on less than" instruction of MIPS. Give an example of using this instruction (with complete syntax) to solve the pipeline hazard(s) you identified in 2A. Please show your work by drawing a diagram and explain in detail.

Answers: 2

Show answers

Another question on Computers and Technology

Computers and Technology, 21.06.2019 22:00

What do the principles of notice, choice, onward transfer, and access closely apply to? a. privacyb. identificationc. retentiond. classification

Answers: 1

Answer

Computers and Technology, 22.06.2019 13:30

1. technician a says horsepower information can be used by consumers to compare the power of different automobile engines. technician b says that manufacturers will often list the horsepower output of their engines in the online service information. who is right?

Answers: 2

Answer

Computers and Technology, 23.06.2019 01:30

Jason works as an accountant in a department store. he needs to keep a daily record of all the invoices issued by the store. which file naming convention would him the most? a)give the file a unique name b)name the file in yymmdd format c)use descriptive name while naming the files d)use capital letters while naming the file

Answers: 3

Answer

Computers and Technology, 23.06.2019 03:10

Acomputer has a two-level cache. suppose that 60% of the memory references hit on the first level cache, 35% hit on the second level, and 5% miss. the access times are 5 nsec, 15 nsec, and 60 nsec, respectively, where the times for the level 2 cache and memory start counting at the moment it is known that they are needed (e.g., a level 2 cache access does not even start until the level 1 cache miss occurs). what is the average access time?

Answers: 1

Answer

You know the right answer?

Assume that a pipelined MIPS processor is running the following program: sub $6, $5, $7 and $16, $6,...

Questions