The following model produces a 4 bit output that counts the number of rising clock edges which have occurred. the output should be produced on the falling edge of the clock. complete the missing fields.
module counter (count, clock);
input clock;
output count;
reg [3: 0] count_reg;

initial count_reg=0

always@(posedge clock)

always@
= count _reg
endmoduel